

# UNIT - III

CLASS - III Yr, 6<sup>th</sup> Sem

Subject - Micro Controller for Embedded System

Paper Code - BT-607

Topic - System Clock and Watchdog Timers

Lecture No. - 1

Faculty Name - Dr. Nidhi Chauhan.

## System clock =>


A simplified diagram of the basic clock Module + (BCM) for the MSP430F2xx family.

The clock Module provides three outputs:

- \* Master clock, MCLK is used by the CPU and a few peripherals.
- \* Sub-System Master clock, SMCLK is distributed to peripherals.
- \* Auxiliary clock, ACLK is also distributed to peripherals.

Most peripherals can choose either SMCLK, which is often the same as MCLK and in the Megahertz range, or ACLK, which is typically much slower and usually 32 kHz. A few peripherals such as analog-to-digital converters, can also use MCLK and some, such as timer have

their own clock inputs. The frequencies of all three clocks can be divided in the BCRT



upto four sources are available for the clock, depending on the family variant

\* Low or high frequency crystal oscillator, LFXT1 - Available

The clocks  
BCM+  
clocks.

in all devices, it is usually used with a low-frequency crystal (32 kHz) but can also run with a high frequency crystal (typically a few MHz) in most devices. It is important to synchronize the MSP430 with other devices in system.

→ ACLK  
auxiliary  
clock

\* High-frequency Crystal Oscillator, XT2 - similar to LFXT1 except that it is restricted to high frequencies.

→ SCLK  
Sub-System  
Master  
Clock

\* Internal very low-power, low-frequency oscillator, VLO - Available in only the more recent MSP430F2xx devices.

→ MCLK  
Master  
Clock

\* Digitally Controlled Oscillator, DCO - Available in all devices and one of the highlights of the MSP430. It is basically a highly controllable RC oscillator that starts in less than 1  $\mu$ s in newer devices.


available  
on the

Crystal  
available

## Topic - Watch Dog Timers

The Main Purpose of the Watchdog timer is to protect the System against failure of the software, such as the program becoming trapped in an unintended, infinite loop. Watchdog counts up and resets the MSP430 when it reaches its limit. The code must therefore keep clearing the counter before the limit is reached to prevent a reset. The operation of the Watchdog is controlled by the 16-bit register WDTCTL.

The register is either accessed by the software which performs a low level operation on the processor to avoid



The watchdog counter is a 16-bit register WDCNT, which is not visible to user. It is clocked from either SMCLK (default) or ACLK, according to the WDTSSSEL bit. The watchdog is always active after the MSP430 has been reset. By default the clock is SMCLK, which is in turn derived from the DCO at about 1MHz. The default period of the watchdog is the maximum value of 32,768 counts, which is therefore around 32ms. This is cleared by a power-on reset but its value is preserved during a PUC. Thus a program can check this bit to find out whether a reset arose from the watchdog.

Unit - III

Class - III<sup>rd</sup> year, 6<sup>th</sup> Sem

Subject - Microcontroller for  
Embedded System

Paper Code - BT-607

Lecture No - 02

Topic - Timers and  
Real time clock

Faculty Name - Dr. Nidhi  
Chauhan

## Topic

### TIMER ⇒

TIMER of MSP430 Series chip have two types of Timer known as Timer-A and Timer B. Both of them are 16 bit timers with several capture compare channel and selectable clock sources. Timer B is slightly complex than Timer A and offers more extensive interrupt capabilities and capture compare channels.

### \* TIMER Modes -




Timer supports 4 modes of operation.

1. Stop Mode - In this mode the timer is halted.
2. Up Mode - Timer repeatedly counts from zero to value stored in capture/compare register 0 (TACCR0).
3. Continuous - Timer repeatedly counts from zero to 0xFFFF.



Which is Maximum value for 16-bit TAR.

4. Up/Down Mode - Timer repeatedly counts from zero up to the values in TACCR0 and back down to zero.




# Real Time clock =>

## ADC10 SAR PERIPHERAL MODULE

Simplified block diagram of the ADC10 in the F20x2.

There are more input in larger devices External reference



The ADC10 Module of the MSP430F2274 supports fast 10-bit analogue-to-

DATE: / /

Digital Conversion; The Module Contains: - 10-bit SAR core; The ADC10ON bit enables the core and a flag ADC10BUSY is set while sampling and conversion is in progress. The result is written to ADC10MEM in a choice of two formats, selected with the ADC10DF bit. - ~~Clock~~

\* Can be the first bit ago

Clock - This can be taken from MCLK, SMCLK, ACLK, or the Module's internal oscillator.

ADC10OSC, selected with the ADC10OSSELx bits.

\* Sample-and-Hold Units - This is shown separately in the block diagram. The time is chosen with the ADC10SHx bits, which allow 4, 8, 16 or 64 cycles of ADC10CLK.

\* Input Selection - A multiplexer selects the input from eight external pins A0-A7 (more in larger MSP430s) and four internal connections.

The  
size  
is  
1  
ms.  
ADC10  
20  
from  
the  
r.  
ne  
in  
time  
ADC10SHR  
x64

\* Conversion Trigger - A conversion can be triggered in two ways provided that the EOC bit is set. The first is by setting the ADC10SC bit from software (It clears again automatically).

UNIT - III

Class - III<sup>rd</sup> Year 6<sup>th</sup> Sem.

Subject - Microcontroller  
for Embedded System

Refer code - BT-607

Lecture No - 03

Topic - Pulse width  
Modulation (PWM)

Faculty Name - Dr. Nidhi  
Chauhan

## Topic - Pulse width Modulation (PWM)

PWM is a scheme for varying the power provided to the load by changing the ON/OFF time of the waveform applied to the load. In this method we will be applying a square wave to the load (here DC) Motor and by controlling the ON time (time in which voltage is high). We will be able to control the average voltage applied to the Motor and hence its speed.

As the ON time is increased the average voltage applied to the Motor also increases, hence the speed of the Motor increases. When the ON time is reduced the average voltage applied to the Motor also gets reduced and the speed goes down.

### Circuit Diagram -

Here we will be using the L293D Motor driver chip present

In the MSP430 Motor Control Shield to control the DC motor. To control the speed of the motor connected to L293D we will be applying PWM signals to the enable pins 182 - EN and 384 - EN.

The pins P2.0 and P2.6 of MSP430G2553 are connected to L293D enable pins 182 - EN and 384 - EN respectively (highlighted in red). The connections are shown in the circuit diagram.

MSP430G2553 - PW20 v4

P2.0/TAI.0	8	PWM_SPEED_CTRL_R
P2.1/TAI.1	9	MOTOR_A_1
P2.2/TAI.1	10	MOTOR_A_2
P2.3/TAI.0	11	MOTOR_B_1
P2.4/TAI.2	12	MOTOR_B_2
P2.5/TAI.2	13	
XIN/P2.6/TA0.1	19	PWM_SPEED_CTRL_L
XOUT/P2.7	18	


PWM

MOT

PWM

MOT

MOT



MOTOR CONTROL SECTION