

Days Period	Class Subject	Class Work Forecast	Home Work
		class - Btech 3 rd yr (ECE) Subject - A.D.D.V. Faculty - Manddeep Singh Date - 7/5/2020	
		Topic : Design of 4 Bit Down Counter.	
		Q. VHDL Code for a 4-Bit Down Counter.	
		Ans:- library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity dcounter is port (clock, clr : in std_logic; Q : out std_logic_vector (3 downto 0)); end dcounter;	

Resistive Behaviour of counter is

Signal tmp: std_logic_vector (3 downto 0);

begin

process (clock, clr)

begin

if (clr = '1') then

tmp <= "1111" ~~then~~

elsif (clock'event and clock = '1') then

tmp <= tmp - 1;

end if;

end process;

Q <= tmp;


end behaviour;

Class Work Forecast

Planning for	Class Subject					State	Howe Year
Days Period		clk	flip	flop	o/p		
		Q0	Q1	Q2	Qn		
Initially		0	0	0	0	1	0
1(↓)		0	↓	↑	1	2	15
2(↓)		1	↓	↓	0	3	14
3(↓)		1	↓	↓	1	4	13
4(↓)		1	↓	↓	0	5	12
↓		↓	↓	↓	↓	↓	↓
↓		↓	↓	↓	↓	↓	↓
↓		↓	↓	↓	↓	↓	↓
↓		↓	↓	↓	↓	↓	↓
↓		↓	↓	↓	↓	↓	↓
15(↓)		0	0	1	0	15	8
16(↓)		0	0	0	1	16	7
1(↓)		0	0	0	0	1	0
2(↓)		1	1	1	1	2	15

Planning for
Days
Period

Page



MSB

Fig. 4 Bit Asynchronous Counter




Fig. P. 10.3.1(a) : 4 bit asynchronous down counter