

class - B.tech 3rd yr ECE
Subject - ADDV
Faculty - Mandeep Singh
Date - 1/5/2020

Topic :- Design of Synchronous
circuit

① Design of SR Latch.

Ans:- library ieee;
use ieee.std_logic_1164.all;

entity srl is

port (r, s : in bit;

q, qbar : buffer bit);

end srl;

Architecture behaviour of `and`


Signal `s1`, `r1`: bit;

begin

$q \leq s \text{ and } \bar{q}$;

$\bar{q} \leq r \text{ and } q$;


end behaviour;



E	S	R	Q _n	Q _n ⁻
0	X	X	Q _n	Q _n ⁻
1	0	0	Q _n	Q _n ⁻
1	0	1	0	1
1	1	0	1	0
1	1	1	Intermediate	

Remarks :

D-latch



A/P

output

E

D.

Q_n

$\overline{Q_n}$

0

X.

Q_n

$\overline{Q_n}$

1

0

0

1

1

1

1

0

Truth table

VHDL Code for D-latch,

library ieee;
use ieee.std_logic_1164.all;

entity D1 is

port (d: in bit;
q, qbar: buffer bit);

end D1;

Architecture behaviour of D1 is

Signal S1, r1: bit;

begin

Class Work Forecast

$q \Leftarrow d \text{ nand } qbar ;$

$qbar \Leftarrow d \text{ nand } q ;$

end behaviour ;